

# Preliminary

Ver 0.1

# TFT LCD Specification

# Model NO.: TD035STEE1

Customer Signature				
Date				

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

toppoly

# Table of Contents

NO.	ltem	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	15
9	Optical Characteristics	16
10	Reliability	20
11	Handling Cautions	21
12	Application Note	22
13	Mechanical Drawing	31
14	Packing Drawing	32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# Record of Reversion

Rev	<b>Issued Date</b>	Description
0.0	Jun, 10,2005	New
0.0	Jun, 10,2005 Jul, 21, 2005	New  1. Update 2.GENERAL SPECIFICATION: Power consumption (LCD Panel + Driver IC)  2. Update 5.1 Driving TFT LCD Panel and add note in page9: (1) Supply Current (2) Power consumption (3) Add Note 3: Base on VDDIO=3.0V, VDC=3.0V (4) Add Note 4: LCD Panel + Driver IC 3. Update 7.1 Display timing 4. Update 8.Power On/Off Sequence 5. Update Shock (non-operation) of Reliability in page 20
		6. Add Command descriptions in page 27

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



## 1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it's COG design. The LCD module includes touch panel, backlight and TFT LCD panel with minimal external circuits and components required.

# 2. GENERAL SPECIFICATION

lt	em	Description	Unit	
Display Size (Diagon	al)	3.5 inch (8.9cm)	-	
Display Type		Transflective	-	
Active Area (HxV)		53.28 X 71.04	mm	
Number of Dots (HxV	<i>(</i> )	480 x RGB x 640	dot	
Dot Pitch (HxV)		0.074 X 0.222	mm	
Color Arrangement		RGB Stripe	-	
Color Numbers		262,144 (6 bits)	-	
Outline Dimension (H	lxVxT)	64 X 85 X 4.1(Max 4.4)* W/O FPC	mm	
Weight		ТВD	g	
	LCD Panel +	05 16 (Tim)		
Power consumption	Driver IC	95.16 (Тур.)	mW	
	Backlight	432 (Typ, I <sub>F</sub> = 20mA)		

\* Exclude FPC and protrusions.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# 3. INPUT/OUTPUT TERMINALS

# 3.1 TFT LCD module

Pin	Symbol	I/O	Description	Remark
1	GND		Digital Ground	
2	YU	Η	Y axis position (Top)	
3	XR	Η	X axis position (Right)	
4	YL	Η	Y axis position (Bottom)	
5	XL	Ι	X axis position (Left)	
6	GND		Digital Ground	
7	NC		NC	
8	NC		NC	
9	GND		Digital Ground	
10	NC		NC	
11	NC		NC	
12	NC		NC	
13	NC		NC	
14	NC		NC	
15	GND		Digital Ground	
16	NC		NC	
17	XRES	Ι	Reset Signal	
18	NC		NC	
19	NC		NC	
20	VDC	Ι	Power supply for booster	
21	GND		Digital Ground	
22	<b>B</b> 0	Ι	Blue Data	
23	B1	-	Blue Data	
24	B2	Ι	Blue Data	
25	B3	-	Blue Data	
26	B4	-	Blue Data	
27	B5	Ι	Blue Data	
28	GND		Digital Ground	
29	G0	Ι	Green Data	
30	G1	Ι	Green Data	
31	G2	I	Green Data	
32	G3	I	Green Data	
33	G4	Ι	Green Data	

34	G5	I	Green Data	
35	GND		Digital Ground	
36	R0	I	Red Data	
37	R1	I	Red Data	
38	R2	I	Red Data	
39	R3	I	Red Data	
40	R4	I	Red Data	
41	R5	I	Red Data	
42	GND		Digital Ground	
43	VDDIO	I	Logic Supply Voltage	
44	NC		NC	
45	GND		Digital Ground	
46	PCLK	I	Clock signal	
47	GND		Digital Ground	
48	DE	I	Data Enable	
49	DOUT	0	Serial interface data Output	
50	XCS	I	Serial interface chip select	
51	DIN	I	Serial interface data input	
52	NC		NC	
53	SCL	I	Serial interface clock input	
54	VSYNC	I	Vertical SYNC input	
55	HSYNC	I	Horizontal SYNC input	
56	NC		NC	
57	NC		NC	
58	LED-	I	Cathode of LED	
59	LED+	I	Anode of LED	
60	GND		Digital Ground	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# 3.2 Touch panel Pin

Touch Panel	Module	Symbol	Description	Remark
Pin	Pin			
1	3	XR	Touch Panel Right Side	
2	4	YL	Touch Panel Lower Side	
3	5	XL	Touch Panel Left Side	
4	2	YU	Touch Panel Upper Side	



3.3 Back light pin assignment





# 4. ABSOLUTE MAXIMUM RATINGS

					GND=0V
Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDDIO	-0.3	+6.5	V	
Analog Supply Voltage	VDC	-0.3	+6.5	V	
Maximum gunnly voltage	$V_{IN}$	-0.3	VDDIO+0.3	V	
Maximum suppry voltage	V <sub>OUT</sub>	-0.3	VDDIO+0.3	V	
Touch Panel Operation Voltage	$V_{Touch}$	-	5.0	V	
Backlight LED forward Voltage	V <sub>F</sub>	-	4	V	
Backlight LED reverse Voltage	V <sub>R</sub>	-	5	V	
Backlight LED forward current (Ta=25 )	I <sub>F</sub>	-	30	mA	Note 2
Operating Temperature	Topr	-10	60		
Storage Temperature	Tstg	-20	70		

Note 1. Reference voltages must satisfy the following relationship: VDC VDDIO.

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs.
 Allowable Forward Current



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# 5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

						Ta=25
Item	Symbol	MIN	TYP	MAX	Unit	Remark
Supply Voltage	VDDIO	+1.7	+3.0	+3.3	V	
Supply Vollage	VDC	+2.7	+3.0	+3.3	V	
Innut Voltago	VIL	VSS	-	0.3VDDIO	V	Note 1
input vonage	VIH	0.7VDDIO	-	VDDIO	V	
	VOL	VSS	-	0.2VDDIO		
	VOH	0.8VDDIO	-	VDDIO		DOOT
Innut Cumont	l <sub>iL</sub>	-10	-	-	uA	Note 2
Input Current	l <sub>iH</sub>	-	-	10	uA	
Sumply Current	I <sub>DDIO</sub>	-	0.92	TBD	mA	Noto 2
Supply Current	I <sub>DC</sub>	-	30.8	TBD	mA	INDLE 3
Power consumption	Power	-	95.16	TBD	mW	Note 4

Note 1: Related pins: VSYNC, HSYNC, DE, PCLK, OSC1, OSC2, FDONIN, XRES, XCS, SCL, DIN, and PD0-17

Note 2: The supply current specification is measured at the line inversion test pattern (Color bar vertical as the diagram shown below).



Note 3: Base on VDDIO=3.0V, VDC=3.0V

Note 4: LCD Panel + Driver IC

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Ta=25

Ta=25

Remark

DC

Note

**JIS K 5600** 

At DC 25V

10

-

80

ms

Н

g

Μ

#### 5.2 Driving backlight

Chattering

Surface Hardness

Insulation Resistance

Minimum tension for detecting

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	l <sub>F</sub>	-		30	mA	LED/Part
LED Life Time	-	-	5,000	-	Hr	I <sub>F</sub> : 15mA
Forward Current Voltage	V <sub>F</sub>	-	(3.6)	4.0	V	l <sub>F</sub> : 20mA ,LED/Part

Note: Backlight driving circuit is recommend as the fix current circuit.

5.3 Driving touch panel (Analog resistance type) Item Symbol MIN TYP MAX Unit Resistor between terminals (XR-XL) Rx 100 1100 -Resistor between terminals (YU-YL) Ry 100 1100 -\_ V Operation Voltage  $V_{\text{Touch}}$ \_ 5.0 -1.5 +1.5 Line Linearity (X direction) -% -Line Linearity (Y direction) -1.5 +1.5 % -

-

-

-

Ri

-

3

-

20

-

-

\_

\_

Note. The minimum test force is 80 g.



# 6. BLOCK DIAGRAM





# 7. TIMING CHART

# 7.1 Display timing

#### VGA Mode

Display	Doromotor	Symbol	Conditions		Unit		
Mode	le Faranieter		Conditions	MIN	TYP	MAX	OIIIt
	Vertical cycle	VP		646	-	-	Line
	Vertical data start	VDS	VS+VBP	2	-	-	Line
	Vertical Sync Pulse width	VS		2	-	-	Line
	Vertical front porch	VFP		4	-	-	Line
	Vertical Back porch	VBP		0	-	-	Line
	Vertical blanking period	VBL	VS+VBP+VFP	8	-	-	Line
	Vertical active area	VDISP		640	-	-	Line
Normal	Horizontal cycle	HP		520	-	-	dot
	Horizontal front porch	HFP		24	-	-	dot
	Horizontal Sync Pulse width	HS		8	-	-	dot
	Horizontal Back porch	HBP		8	-	-	dot
	Horizontal Data start	HDS	HS+HBP	16	-	-	dot
	Horizontal active area	HDISP		480	-	-	dot
	Clock fraguancy	tclk		20	TBD	TBD	MHz
	Clock inequency	fclk		0.5	TBD	TBD	nS

#### QVGA Mode

Display	Doromotor	Symbol	Conditions		Ratings		I Init
Mode	Farameter	Symbol	Conditions	MIN	TYP	MAX	Unit
	Vertical cycle	VP		326	-	-	Line
	Vertical data start	VDS	VS+VBP	4	-	-	Line
	Vertical Sync Pulse width	VS		2	-	-	Line
	Vertical front porch	VFP		2	-	-	Line
	Vertical Back porch	VBP		2	-	-	Line
	Vertical blanking period	VBL	VS+VBP+VFP	6	-	-	Line
	Vertical active area	VDISP		320	-	-	Line
Normal	Horizontal cycle	HP		344	-	-	dot
	Horizontal front porch	HFP		88	-	-	dot
	Horizontal Sync Pulse width	HS		8	-	-	dot
	Horizontal Back porch	HBP		8	-	-	dot
	Horizontal Data start	HDS	HS+HBP	16	-	-	dot
	Horizontal active area	HDISP		240	-	-	dot
	Clask fraguency	tclk		6.5	TBD	TBD	MHz
	Clock nequency	fclk		0.015	TBD	TBD	nS

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# Input timing chart

< Vertical Timing chart >



< Horizontal Timing chart >



\*<sub>1.</sub> The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# Setup/ Hold Timing chart



#### AC Characteristics:

Parameter	Symbol	Conditions		Ratings		Llnit
raidificici	Symbol	Contaitions	MIN	TYP	MAX	Onit
VSYNC Setup time	VSSU		15	-	-	ns
VSYNC Hold time	VSHO		15	-	-	ns
HSYNC Setup time	HSSU		15	-	-	ns
HSYNC Hold time	HSHO		15	-	-	ns
VSYNC-HSYNC Falling edge	HVPD		0	-	-	ns
PCLK cycle time	PCLKCYC		40	-	-	ns
Clock "L" pulse width	PCLKL		20	-	-	ns
Clock "H" pulse width	PCLKH		20	-	-	ns
DE setup time	ESU		15	-	-	ns
DE Hold time	EHO		15	-	-	ns
Data setup time	DSU		15	-	-	ns
Data Hold time	DHO		15	-	-	ns

Note 1 : Input signal rise/fall time : tr, tf 5 ns

Note 2 : The threshold voltage of input signal : VIH = 0.7xVDDIO, VIL = 0.3xVDDIO

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### 8. Power On/Off Sequence







Enabled Sleep in command

Characteristics	Symbol	Conditions	Min	Тур.	Max	Unit
Power on reset time	tpor	-	100	-	-	ms
Reset release time	tpos	-	1	-	-	ms
Sleep mode release time	tpoc	-	250	-	-	ms

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



## 9. Optical Characteristics

- 9.1 Optical Specification
  - (1) Back light Off w / Touch panel

								Ta=25
ltem	Sym	bol	Condition	MIN	TYP	MAX	Unit	Remarks
	ŀ	۲		TBD	40	-		
		_	CP = 2	TBD	40	-	Dograa	Noto 0, 1
viewing Angles	l	J	CK = 5	TBD	40	-	Degree	NOLE 9-1
	D			TBD	40	-		
Chromoticity	\//hita	х	-0°	TBD	TBD	TBD	-	Note 0.2
Chromaticity	white	у	=0	TBD	TBD	TBD	-	Note 9-3
Contrast Ratio	Ratio CR / R		=0°	TBD	8:1	-	-	Note 9-2
Reflectivity			=0°	TBD	5	_	%	Note 9-4

#### (2) Back Light On w / Touch panel

								Ta=25
Item	Symbo	bl	Condition	MIN	TYP	MAX	Unit	Remarks
	R			TBD	80	-		
Viewing Angles	L		CP - 5	TBD	80	-	Dograa	Noto 9-1
viewing Angles	U		ON - 5	TBD	80	-	Degree	
	D			TBD	80	-		
Response Time	Tr+Tf		=0°	-	35	50	ms	Note 9-5
Contrast Ratio	CR		=0°	TBD	180:1	-	-	Note 9-6
Luminance	L		=0° I <sub>F</sub> =20mA	TBD	150	-	cd/m <sup>2</sup>	Note 9-7
NTSC	-		-	TBD	37	-	%	Note 9-7
Uniformity	-		-	TBD	80	-	%	Note 9-8
Chromoticity	\//bito	х	-0°	TBD	0.31	TBD		Noto 0.2
Chiomaticity	writte	у	_0	TBD	0.33	TBD	-	NULE 9-3

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



- 9.2 .Basic measure condition
  - (1) Driving voltage
    - VDD= 10.0V, VEE=-5.0V
  - (2) Ambient temperature: Ta=25
  - (3) Testing point: measure in the display center point and the test angle  $=0^{\circ}$
  - (4) Testing Facility

Environmental illumination: = 1 Lux

a. System A



b. System B









Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ration is measured in optimum common electrode voltage.

CR = Luminance with white image Luminance with black image

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)

In the measuring system A,.calculate the reflectance by the following formula.









Contrast Ration is measured in optimum common electrode voltage.

CR = Luminance with white image Luminance with black image

Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:

Uniformity =  $\frac{\text{The minimum luminance among 9 points}}{\text{The maximum luminance among 9 points}}$ 

Active Area (W x H)

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### 10. Reliability

No	Test Item	Condition								
1	High Temperature Operation	Ta=+60 , 240hrs								
2	High Temperature & High Humidity Operation	Ta=+40 , 95% RH, 240hrs								
3	Low Temperature Operation	Ta= -10 , 240hrs								
4	High Temperature Storage (non-operation)	Ta=+70 , 240hrs								
5	Low Temperature Storage (non-operation)	Ta= -20 , 240hrs								
6	Thermal Shock (non-operation)	-20 (30 min) $\leftarrow \rightarrow$ 70 (30 min), 30 cycles								
	Surface Discharge (new exerction) (I CD	C=150pF, R=330 ;								
7	Surface Discharge (non-operation) (LCD	Discharge: Air: ±15kV; Contact: ±8kV								
	sunace)	5 times / Point; 5 Points / Panel								
0	Shock (non operation)	Acceleration: 100G; Period: 2.5 ms								
0		Directions: $\pm X$ , $\pm Y$ , $\pm Z$ ; Cycles: Three times								
		Hit 1,000,000 times with a silicon rubber of								
0	Pin Activation Tast (Tauch Panal)	R0.8, HS 60.								
9	FITACIVATION TEST (TOUCH FAHEI)	Hitting Force: 250g								
		Hitting Speed: 3 time/sec								
		Pen: 0.8R Polyacetal stylus								
	Writing Friction Posistance Test	Load: 250g								
10	(Touch Papel)	Speed: 3 Strokes/sec								
		Stroke: 35mm								
		100000 times								

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### 11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- (1) In handling LCD panel, please wear gloves with non-charged material. Using the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- (2) The machine and working table for the panel should have ESD protection strategy.
- (3) In handling the panel, ionized air flowing decrease the charge in the environment is necessary.
- (4) In the process of assemble the module; shield case should connect to the ground.
- 11.2 Environment
  - (1) Working environment should be clean room.
  - (2) Because touch panel has protective film on the surface, please remove the protection film slowly with ionized to prevent the electrostatic discharge.
- 11.3 Touch panel
  - (1) The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by a finger. Do not put any heavy stuff on it.
  - (2) When any dust or stain is observed on a film surface, clean it using a lens cleaner for glasses or something similar.
- 11.4 Others
  - (1) Turn off the power supply before connecting and disconnecting signal input cable.
  - (2) Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
  - (3) Water drop on the surface when panel is powered on will corrode panel electrode.
  - (4) Before opening up the packing bag, watch out the environment for the panel storage. High temperature and high humidity environment is prohibited.
  - (5) In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



## 12. Application Note

- 12.1 Design notes on touch panel
  - (1) Explanation of each boundary of touch panel
    - A. Boundary of Double-sided adhesive
      - a. Electrically detectable within this zone.
        - When holding the touch panel by housing, it needs to be held at outside of this zone.
      - b. Film is supported by double-sided adhesive tape.
    - B. Viewing area
      - a. Cosmetic inspection to be done for this area.
        - This area is set as inside of boundary of double-sided adhesive with tolerance.
    - C. Boundary of transparent insulation
      - a. Purpose is to "Help" to secure insulation.
      - b. Electrical insulation on this area is not guaranteed.
      - c. We do recommend not to hold this area by something like housing or gasket.
    - D. Active area
      - a. This area is where the performance is guaranteed.

This area set as some distance inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.

b. Please refer to the attached module drawing for the bezel opening and window size design.



There is some possibility to damage



No Damage to ITO

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





- (2) Housing and touch panel
  - a. Please have clearance between the side of touch panel, and any conductive material such as metal frame.(drawing.1) Transparent electrode exists on glass of touch panel from end to end.
  - b. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause malfunction.



- 12.2 Note for image discharge circuit
  - (1) The image will remain on display when the power is suddenly cut off in abnormal condition, ie, unit dropped and battery fell out. The phenomenon is because the electrical charge well be held in pixel, if there is no extra input signal to release it, the residual image occurs.
  - (2) The imaging discharge circuit is used for clearing the image residual on display. The circuit is designed on panel and customer can input signal to driver the function especially in the case that the battery or power supplier unit are removable.
  - (3) The circuit below is designed on panel to avoid image sticking.

#### 12.3 Note for 3-Wire command

The LCM support the 3-Wire serial interface to set internal register. Read/Write bit D/C, Serial address D7 to D0 (DIN) and serial data D7 to D0 (DOUT) are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

#### a) Command write instruction

While the XCS signal is low, a zero detected in the DIN signal causes the serial interface controller to recognize the next SCL rising edge as D7 of a command and start fetching data. In the input data, MSB = D7 and LSB = D0. Once the LSB of the command has been input, the serial interface controller expects either a command or parameter data according to the rising edge. If D/C = high, it recognizes the data the host transmits next as a parameter. If D/C = low, it recognizes the next data as a command.



#### b) Status read

The JBT6K78-AS(PI) allows the host to issue a request (status read instruction) to retrieve the internal chip status and ID information. Status data and ID information are output on the rising edge of SCL. After reading status data and ID information, the host can enable the next command transfer by driving XCS high temporarily and then back low. Note that the status read protocol varies with the operation command type.



For the 8 bits long operation command (06, 07, 08h, and 0Ah to 0Eh)



For the 16 or more bits long operation command (04,09h, and EBh)



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### Serial Interface



Serial in	terface and Reset						
Paramet	ter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Clock cycle	tscyc		100			ns
Write	SCL "H" Period	tshw		35			ns
mode	SCL "L" Period	tslw		35			ns
mode	Data Set-up Time	tsds		20			ns
	Data Hold Time	tsdh		20			ns
	Clock cycle	tscyc		150			us
Dood	SCL "H" Period	tshw		60			ns
modo	SCL "L" Period	tslw		60			ns
mode	Output Data Delay Time	tacc		10		50	ns
	Output Data Hold Time	toh		15		50	ns
XCS "L	" cancel time	tscc		20			ns
XCS "H" pulse width		tchw		40			ns
XCS sig	anal setup time	tess		30			ns
XCS sig	anal hold time	tcsh		35			ns

Note 1 : Input signal rise/fall time : tr, tf 15 ns

Note 2 : The threshold voltage of input signal : VIH = 0.7xVDDIO, VIL = 0.3xVDDIO

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### Command descriptions :

Operation code	byte	Function	Pi	n set	ting	Valid FR	R/W/C	Initl	al reg IH	ister ex]	value				1st b	yte			
(hex)	-		XCS	SCL	XRES	sync.mode		1	2	3	4	D7	D6	D5	D4	D3	D2	D1	D0
Date setup comm	and																		
00	0	No operation	0	+	1		С	Ι		-									
01	0	Software rest	0	+	1		С			-									
												xx	XX	XX	XX	XX	XX	XX	XX
												0	1	1	1	0	1	0	0
04	3	Read display identification	0	+	1		R	74	80	10	00	1	V6	V5	V4	V3	V2	V1	V0
		information										1	0	0	0	0	0	0	0
												xx	XX	XX	XX	XX	XX	XX	XX
												0	0	0	1 DCD4	0 DCD2	0	0 DCD1	
06	1	Read red color	0	+	1		R	00	00	00	00	*	~	KCK5	KCK4	RCR3	KCK2	KCKI	KCK0
07	1	Read green color	0	+	1		R	00	00	00	00	*	*	RCG5	RCG4	RCG3	RCG2	RCG1	RCG0
												*	*	RCB5	RCB4	RCB3	RCB2	RCB1	RCB0
08	1	Read blue color	0	+	1		R	00	00	00	00			Rebb	neb.	nebb	Rebz	RODI	nebo
												RDS31	RDS30	RDS29	RDS28	RDS27	RDS26	*	*
												0	0	0	0	0	0	0	0
												*	RDS22	RDS21	RDS20	*	*	RDS17	*
09	4	Read display status	0	+	1		R	00	60	00	00	0	1	1	0	0	0	0	0
	-			-								*	*	RDS13	*	*	RDS10	*	*
												0	0	0	0	0	0	0	0
												*	*	*	RDS4	RDS3	RDS2	RDS1	*
												0	0	0	0 PDP4	0	0	0	0
0A	1	Read display power mode	0	+	1		R	00	00	00	00	NDF /	0	0	NDF4	0	KDF2	0	0
		Read display MADCTL										RDM7	RDM6	RDM5	RDM4	RDM3	*	*	*
0B	1	setting	0	+	1		R	00	00	00	00	0	0	0	0	0	0	0	0
00	1	Dead interfere calor formet	0		1		р	60	00	00	00	*	RDF6	RDF5	RDF4	*	*	*	*
00	1	Read interface color format	0	+	1		к	60	00	00	00	0	1	1	0	0	0	0	0
0D	1	Read display image mode	0	-	1		R	00	00	00	00	*	*	RDI5	*	*	*	*	*
012	1	Read display mage mode	0		1		ĸ	00	00	00	00	0	0	0	0	0	0	0	0
0E	1	Read display signal mode	0	+	1		R	00	00	00	00	*	*	RDS15	RDS14	RDS13	RDS12	*	*
10	0	Sleen-in	0	+	1		С			-		0	Ŭ	0	0	Ū	0	Ū	0
11	0	Sleep-out	0	+	1		C			-									
12	0	Sheep out	0				C												
12	0	Don't use								-									
20	0	Inversion off	0	+	1		С			-									
21	0	Inversion on	0	+	1		C C			-									
26	0	Don't use	0				C	00	00	00	00								
28	0	Display off	0		1		C	00	00	00	00								
28	0	Display on	0	т.	1		C			-									
29	0	Display on	0	+	1		Ľ			-									
2A to 30		Don't use								-	r	P7	D/	D″	D 4	D2	24		*
36	1	Memore acceess control	0	+	1		W	00	00	00	00	0 B/	0	0 B2	B4 0	0	* 0	* 0	* 0
34	1	RGB Interface data format	0	+	1		w	60	00	00	00	*	IPF6	IPF5	IPF4	*	*	*	*
511	<u> </u>	1055 Interface data format	5		1			50	00	00		0	1	1	0	0	0	0	0
3B	1	Quad Date configuration	0	+	1		W	00	00	00	00	IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
		· · · · · ·					1					0	0	0	0	0	0	0	0



Date set	up com	imand																	
B0	1	Ppwer supply on/off control	0	+	1		w	16	00	00	00	*	*	* 0	DSTB 1	* 0	AVON 1	XVON 1	RVON 0
D1	1	<b>D</b>	0		1			5.4	00	00	00	*	XVV2	XVV1	XVV0	VGAMV	VGAMV	VGAMV	VGAM
BI	1	Booster operation setup	0	+	1		w	SА	00	00	00	0	1	0	1	3	2	1	<u>v</u> 0 0
B2	1	Booster mote setup	0	+	1		w	33	00	00	00	*	*	AV23	AVDS	*	*	XV23	XVDS
												0	0	1 FSX1	1 FSX0	0 *	0 *	1 FSA1	1 FSA0
B3	1	Booster frequencies setup	0	+	1		W	11	00	00	00	0	0	0	1	0	0	0	1
B4	1	Operational amplifer capability / System clock freq. Division setup	0	+	1		w	01	00	00	00	*	*	SSCLK1	SSCLK0	*	*	ABSW1	ABSW0
B5	1	VSC voltage adustment	0	+	1		w	20	00	00	00	*	*	CASJ5	CASJ4	CASJ3	CASJ2	CASJ1	CASJ0
		ise tonige addition	Ŭ		-			20	00	00	00	0	0	1	0	0	0	0	0
B6	1	VCOM voltagee adustment	0	+	1		w	40	00	00	00	*	5	4	3	2	1	0	1
												0	1	0	0	0	0	0	0
B7	1	Comfigure an external displsy signal	0	+	1		W	03	00	00	00	0	0	0	0	0	0	1 1	1
												AUTO	CONT	PEV	DCCKE	STV	CKV	OEV	VCSCO
B8	2	Output control	0	+	1		w	FF	F5	00	00	1	1	1	1	1	1	1	1
												FR	FDON	ASW1	ASW0	VSIG1	VSIG0	DCG	VGAM
												1	1	1 DCCKS	1 DCCKS	0	1	0	1 DCEVS
B9	1	DCCLK and DCEV timing setup	0	+	1		W	24	00	00	00	*	*	1	0	*	DCEVS2	DCEVSI	0
												0 *	0	1	0 NBW	0 *	1	0	0 D8M
BA	1	Display mode setup (1)	0	+	1		W	01	00	00	00	0	0	0	0	0	0	0	1
BB	1	Display mode setup (2)	0	+	1		w	00	00	00	00	*	*	*	*	*	NPC	*	*
BC	1	Display mode setup	0		1		w	00	00	00	00	SIGCON	*	RAR	RWM1	RWM0	*	DISP1	DISP0
DC	1	Display mode setup	Ŭ		-			00	00	00	00	0 SDON	0	0	0	0	0	0	0
BD	1	ASW signal slew rate adjustment	0	+	1		W	02	00	00	00	0	0	0	0	0	ASS2 0	1	ASS0 0
DE	1	Dummy display (whate/black)count	0		1		w	00	00	00	00	X2WS3	X2WS2	X2WS1	X2WS0	X2WE3	X2WE2	X2WE1	X2WE0
BE	1	setup for QuadData operation	0	+	1		w	00	00	00	00	0	0	0	0	0	0	0	0
DE	1	Daine sustam shane control	0		1		w	11	00	00	00	*	*	*	VCOMA	*	*	*	*
БΓ	1	Drive system chang control	0	+	1		w	11	00	00	00	0	0	0	0	0	0	0	0
C0	1	Sleep-out FR count setup(A)	0	+	1		w	11	00	00	00	PTA3	PTA2	PTA1	PTA0	TA3	TA2	TA1	TA0
												0 PTB3	0 PTB2	0 PTB1	1 PTB0	0 TB3	0 TB2	0 TB1	1 TB0
CI	I	Sleep-out FR count setup(B)	0	+	1		w	11	00	00	00	0	0	0	1	0	0	0	1
C2	1	Sleep-out FR count setup(C)	0	+	1		w	11	00	00	00	PTC3	PTC2 0	PTC1 0	PTC0	TC3 0	TC2 0	TC1 0	TC0 1
												PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0
C3	2	Sleep-in line clock count setup(D)	0	+	1		w	20	40	00	00	0	0	1	0	0	0	0	0
												0	106	0	1D4 0	0	0	0	0
												PTE7	PTE6	PTE5	PTE4	PTE3	PTE2	PTE1	PTE0
C4	2	Sleep-in line clock count setup(E)	0	+	1		W	30	60	00	00	*	0 TE6	TE5	TE4	0 TE3	0 TE2	TE1	TE0
												0	1	1	0	0	0	0	0
												PTF7 0	PTF6 0	PTF5 0	PTF4	PTF3 0	PTF2 0	PTF1 0	PTF0 0
C5	2	Sleep-in line clock count setup(F)	0	+	1		W	10	20	00	00	*	TF6	TF5	TF4	TF3	TF2	TF1	TF0
												0 PTC7	0 PTG6	1 PTG5	0 PTG4	0 PTG3	0 PTG2	0 PTG1	0 PTG0
6	2	Shoon in line clock count $\operatorname{cotup}(G)$	0		1		w	60	CO	00	00	0	1	1	0	0	0	0	0
0	2	Sleep-III IIIe clock could setup(G)	0	+	1		vv	00	0	00	00	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0
					-							1	1 PK12	0 PK11	0 PK10	0	0 PK02	0 PK01	0 PK00
C7	2	Gamma 1 fine tuning(1)	0	+	1		w	33	43	00	00	0	0	1	1	0	0	1	1
		<u> </u>										*	PK32 1	PK31 0	PK30 0	*	PK22 0	PK21 1	PK20 1
C8	1	Gamma 1 fine tuning(2)	0	+	1		w	44	00	00	00	*	PK52	PK51	PK50	*	PK42	PK41	PK40
			,	<u> </u>	<u> </u>				~~			0	1 PR12	0 PR11	0 PR10	0 *	1 PR02	0 PR01	0 PR00
C9	2	Gamma 1 inclnation adjustment	0	+	1		W	33	00	00	00	0	0	1	1	0	0	1	1
CA	1	Gamma blue offset adjustment	0	+	1		w	00	00	00	00	BLON	BUP2	BUP1	BUP0	*	BOFS2	BOFS1	BOFS0
	-		Ĺ	Ľ		1						0	0	0	0	0	0	0	0



# TD035STEE1

Basic s	setout c	ommand																	
CF	1	Blanking period control (1)	0	+	1		w	02	00	00	00	*	*	*	*	*	*	ENAON	THVON
		[PCLK synchronization: lable1]						-				0 TH7	0 TH6	0 TH5	0 TH4	0 TH3	0 TH2	1 TH1	0 TH0
D0	2	[PCLK synchronization:Table1]	0	+	1							0	0	0	0	1115	0	0	0
							w	08	04	00	00	TV7	TV6	TV5	TV4	TV3	TV2	TV1	TV0
												0	0	0	0	0	1	0	0
D1	1	CKV timing control on/off	0	+	1		W	01	00	00	00	*	*	*	*	*	*	*	VKAON
		CKV1 2 timing control						-				0 *	0 *	0 CKVS5	0 CKVS4	0 CKVS3	CKVS2	0 CKVS1	I CKVS0
D2	2	[PCLK synchronization:Table1]	0	+	1			00	11	00	00	0	0	0	0	0	0	0	0
							w	00	IE	00	00	*	*	CKVE5	CKVE4	CKVE3	CKVE2	CKVE1	CKVE0
				_				_		-		0	0	0	1	1	1	1	0
D3	2	OVE timing control	0	+	1							* 0	* 0	02055	0EV54	02053	1 1	OEVSI	05050
							W	14	28	00	00	*	*	OEVE5	OEVE4	OEVE3	OEVE2	OEVE1	OEVE0
												0	0	1	0	0	1	0	0
D4	2	ASW timing cotrol (1)	0	+	1							*	*	ASWS5	ASWS4	ASWS3	ASWS2	ASWS1	ASWS0
		[PCLK synchronization: lable1]					W	28	64	00	00	0	0	1	0	1	0	0	0
												0	1	1	0	0	1	0	0
Df	1	ASW timing control (2)	0		1			20	00	00	00	*	*	ASWP5	ASWP4	ASWP3	ASWP2	ASWP1	ASWP0
D5	1	[PCLK synchronization:Table1]	0	+	1		w	28	00	00	00	0	0	1	0	1	0	0	0
		Blanking period control (1)										*	*	*	*	*	*	ENAON	THVON
D6	1	[PCLK synchronization:Table2]	0	+	1		W	02	00	00	00							2	2
		Blanking period control (2)										0 TH72	0 TH62	0 TH52	0 TH42	0 TH32	0 TH22	1 TH12	0 TH02
D7	2	[PCLK synchronization:Table2]	0	+	1			0.0	0.4	0.0	0.0	0	0	0	0	1	0	0	0
							w	08	04	00	00	TV72	TV62	TV52	TV42	TV32	TV22	TV12	TV02
												0	0	0	0	0	1	0	0
D8	1	CKV timing control on/off	0	+	1		w	01	00	00	00	*	*	*	*	*	*	*	VKVON 2
20	•	[PCLK synchronization:Table2]	Ŭ					01	00	00	00	0	0	0	0	0	0	0	1
D9	2	CKV1,2 timing control	0	+	1							*	*	CKVS52	CKVS42	CKVS32	CKVS22	CKVS12	CKVS02
57	-	[PCLK synchronization:Table2]	Ŭ				w	00	08	00	00	0	0	0	0	0	0	0	0
												*	*	CKVE52	CKVE42	CKVE32	CKVE22	CKVE12	CKVE02
D.	2	D 11D1	0									xx	xx	xx	0 xx	1 XX	0 xx	xx	0 xx
DA	2	Read ID1	0	+	1		R	74	10			0	1	1	1	0	1	0	0
							ĸ	/ 4	10	-	-	XX	xx	xx	xx	XX	XX	xx	XX
DP to												0	0	0	1	0	0	0	0
DB to DD		Don't use						00	00	00	00								
DE	2	OEV timing control	0		1							*	*	OEVS52	OEVS42	OEVS32	OEVS22	OEVS12	OEVS02
DE	2	[PCLK synchronization:Table2]	0	+	1		w	05	0A	00	00	0	0	0	0	0	1	0	1
												*	*	OEVE52	OEVE42	OEVE32	OEVE22	OEVE12	OEVE02
		ASW timing control(1)										0	0	0	0	1	0	I ASWS12	0
DF	2	[PCLK synchronization:Table2]	0	+	1							0	0	0	0	1	0	1	0
							W	0A	19	00	00	ASWW7	ASWW6	ASWW5	ASWW4	ASWW3	ASWW2	ASWW1	ASWW0
												2	2	2	2	2	2	2	2
										┣──		0 *	0 *	U A SWDE2	I A SWD42		U A SW/DOO		
E0	1	ASW timing contro(2) [PCLK synchronization:Table?]	0	+	1		W	0A	00	00	00			A5 W P52	лэ w Р42	1 ASWP32	л э w Р 22 0	л э w P12	лэ w P02
<u> </u>		L. C.D.K. Synemonization. 1 a0162]						-		-		0	0	0		1		1	0
E1	1	Built-in oscillator on/off	0	+	1		w	00	00	00	00	*	*	*	*	*	*	*	CSCON
				L	<u> </u>				-		<u> </u>	0	0	0	0	0	0	0	0
E2	1	Built-in oscillator frequency division	0	+	1		w	00	00	00	00	*	*	*	*	*	OSCR2	OSCR1	OSCR0
		setup									<u> </u>	0	0	0	0	0	0	0	0
E3	1	Built-in oscillator clock count setur	0	+	1		w	32	00	00	00	S1H7	S1H6	S1H5	S1H4	S1H3	S1H2	S1H1	S1H0
			Ŭ	Ĺ	Ĺ							0	0	1	1	0	0	1	0
E4	2	CKV timing contorl	0	+	1							*	*	*	*	SCKS3	SCKS2	SCKS1	SCKS0
	-	for using built-in oscillator	Ŭ		Ĺ		w	00	03	00	00	0	0	0	0	0	0	0	0
												*	*	*	*	SCKE3	SCKE2	SCKE1	SCKE0
						ļ				<u> </u>	<u> </u>	0	0	0	0	0	0	1	1
E5	2	OEV timingcontrol	0	+	1							*	*	*	*	SOES3	SOES2	SOES1	SOES0
		for using built-in oscillator				ļ	W	02	04	00	00	0	0	0	0 *	U SELE2	U CEEE2	I CEDE1	U SEEEO
												0	~ 0	0	0	0	SEEE2	0	0
		DCEV timing control										*	*	*	*	SEVW3	SEVW2	SEVW1	SEVW0
E6	1	for using built-in oscillator	0	+	1		W	03	00	00	00	0	0	0	0	0	0	1	1
		A SW timing setup					w	04	0.4	00	00	*	*	*	*	SASW2	SASWO	SASW/1	SASWO
E7	2	for using built-in oscillator(1)	0	+	1			0-1	011			0	0	0	0	0	1	0	0



# TD035STEE1

											*	*	*	*	SASWW 3	SASWW 2	SASWW 1	SASWW 0
											0	0	0	0	1	0	1	0
E8	1	ASW timing setup	0	+	1	w	04	00	00	00	*	*	*	*	SASWP 3	SASWP 2	SASWP 1	SASWP 0
		for using built-in oscillator(2)									0	0	0	0	0	1	0	0
E9	1	Booater clock setup for using built-in oscillator	0	+	1	w	10	00	00	00	*	*	PTCKS1	PTCKS0	*	*	*	*
											0	GUDDC	GUDD5		GUDDO	GUDDO	GVDD1	GUDDO
EA	2	for using built-in oscillator	0	+	1						*	SVBP6	SVBP5	SVBP4	SVBP3	SVBP2	SVBPI	SVBP0
		for using outer in operator				W	10	10	00	00	0	U SVEP6	0 SVED5	I SVED4	U SVED3	0 SVED2	0 SVED1	0 SVED0
											0	0	0	1	0	0	0	31110
											0	0	0	1	0	0	0	
EB	2	Read VCS (B5h) and VCOM	0	+	1						*	*	RIDS	RID4	RID3	RID2	RIDI	RID0
		(B6h)setting status				w	20	40	00	00	0	0	1	0	0	0	0	0
							20	70	00	00	*	R2D6	R2D5	R2D4	R2D3	R2D2	R2D1	R2D0
											0	1	0	0	0	0	0	0
EC	2	Total number of horizontal clack xycles(1)	0	+	1						*	*	*	*	VHTTL1 1	VHTTL1 0	VHTTL9	VHTTL8
		[PCLK sync.for VGA]				W	01	F0	00	00	0	0	0	0	0	0	0	1
											VHTTL7	VHTTL6	VHTTL5	VHTTL4	VHTTL3	VHTTL2	VHTTL1	VHTTL0
											1	1	1	1	0	0	0	0
ED	2	Total number of horizontal clack xycles(2)	0	+	1	w	00	FF.	00		*	*	*	*	*	QHTTLI 0	QHTTL0 9	QHTTL0 8
		[PCLK sync.for QVGA]								00	0	0	0	0	0	0	0	0
											QHTTL7	QHTTL6	QHTTL5	QHTTL4	QHTTL3	QHTTL2	QHTTL1	QHTTL0
											1	1	1	1	1	1	1	1
EE		Don't use					00	00	00	00	*	*	*	*	*	*	*	*
EF		Don't use					00	00	00	00	*	*	*	*	*	*	*	*

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### **13. Mechanical Drawing**



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# 14. Packing Drawing



#### 3.5" Module(TD035STEE1) delivery packing method

- (1).Place the module into tray cavity(with display face down).
- (2).Stacking the tray with15 layers and with 1 empty tray above the stacking tray unit. and place 2pcs desiccant on the empty tray.
- (3).Place the stacking tray unit into the LDPE bag and fixed by adhesive tape.
- (4).Place 1pc cardboard inside the carton bottom, then pack the package unit into the carton, and place 1pc cardboard on the package uint.
- (5).Sealing the carton with adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.